

Anudeep N Rao

Enthusiastic learner having belief in sustainable development and innovation. Want to develop technologies and products which aid in the betterment of mankind.

90, 2nd cross, Byrappa Layout
Kannuru Village, Bengaluru - 562
149 KA IN
M: +91 8073-760-326
E: anudeeprrrr.kv@gmail.com

EXPERIENCE

AutoTEC Systems, Bengaluru — RF Engineer

OCT 2019 - PRESENT

RF Front-end design and Firmware development. Characterization and Documentation of RF Systems as per AS9100D and MIL39012.

ANR Labs, Bengaluru — Full Stack Developer

FEB 2016 - SEP 2019

Design and Development of E-commerce Sites.

Abhyuditha Tech Solutions, Ujire — Lead Engineer

SEP 2018 - JUN 2019

R&D and Assembly Line Supervision.

Robert Bosch GmbH, Bengaluru — Project Intern

JUL 2018 - AUG 2018

DNOX SCR Systems Debugging using INCA and CANalyzer.

EDUCATION

VTU, Belagavi — Bachelor of Engineering (B.E.)

AUG 2015 - JUL 2019

Electronics and Communication Engineering - SDM Institute of Technology.

SMGH Jain PU College, Bengaluru — PUC (12th)

JUN 2013 - MAR 2015

Majors in PCM + Electronics.

Kendriya Vidyalaya NAL, Bengaluru — HSC (10th)

APR 2012 - MAR 2013

Central Board of Secondary Education.

PROJECTS

Swastik Fractal Microstrip Antenna for size reduction & enhancement of bandwidth — DOI: [10.13140/RG.2.2.24590.31048](https://doi.org/10.13140/RG.2.2.24590.31048)

Swastik microstrip fractal antenna was designed and simulated hierarchically with Swastik and reference (square) patch antenna for improvement in bandwidth and to operate at multiple frequencies with the reduction in resonant frequency for a given area of the metallic (copper) patch. The electromagnetic simulations and analysis were carried out using Zeland IE3D 14.0 software.

Digital storage oscilloscope

DSO made using Atmega 428 microcontroller having single channel, 5 kHz bandwidth.

SKILLS

Web Development

RF and mmWave System Design

Finite Elemental Analysis

FPGA and CPLD Design

RF Characterization

Circuits Design EDAs - OrCAD,
Altium and Eagle

AutoDesk Fusion 360

no-OS Firmware Development

AWARDS

23rd Rank in NTSE 2010

**Quarterfinalist of India
Innovation Challenge (IICDC)
2018 held by DST and Texas
instrument.**

LANGUAGES

ANSI C

ISO C++

Python

X86 Assembly

HTML5

CSS3

Digital Precision Oscilloscope

DPO implemented using 0808 8-bit high speed (60 Msps) ADC and MSP430G2 series ultra-low-power microcontroller.

Rubber Tapping Machine

Simple to use device for tapping the latex from the rubber tree. It reduces the need for skilled labour and hence overall costs.

PUBLICATIONS

Module Based Operating Systems- Anudeep Rao, Dr Thyagaraju

NOSCONF 2016 International Open source conference

Personal Details

Father's Name: Dr Jala Nanjundeshwara

DOB: March 14, 1997

Gender: Male

Marital Status: Single

Nationality: India

Declaration

I, Anudeep N Rao, hereby declare that the information contained herein is true and correct to the best of my knowledge and belief.